Precision Synthesis is the industry’s foremost FPGA design solution, offering ease of use, high-productivity flows and outstanding QoR within a complete vendor-independent design methodology.

Multi-Vendor, Physically Aware FPGA Synthesis

FPGA designs have become increasingly challenging. Incremental design methodologies are needed to effectively manage complexity, reduce risk and accelerate time to market. Moreover, it has become very important for designers to fine-tune FPGA implementations and thus ensure that their challenging designs meet technical and business requirements.

"Push-button-only" flows fail to provide efficient reuse and adequate implementation control to reliably meet design goals. They ultimately limit a design team’s ability to consistently bring differentiated products to market.

Combining out-of-the-box ease-of-use, high-productivity design flows and industry-leading quality of results (QoR), even for the most advanced FPGA devices, Precision® Synthesis provides excellent design analysis capabilities and outstanding physical implementation and timing control -- all within a truly vendor-independent design methodology.

Start Designs Right

- **Intuitive Graphical User Interface**
  - Simple design flow aids new users
  - GUI-based assignment of properties/constraints on selected design objects
  - Provides instant access to all design-related data files

Key Product Features:

- Integrates Powerful RTL Synthesis with Advanced Physical Optimization Flows
- **Start Designs Right**
  - Provides superior support for SystemVerilog, Verilog and VHDL
  - Supports leading FPGA vendor-generated cores
  - FPGA vendor-independent synthesis technology integrates with vendor P&R tools for excellent QoR
  - New Modular Design Flow enables efficient reuse of physically implemented components, thus leveraging previous success in future FPGA designs
- **Improve Designs Quickly**
  - New Placement Reuse Flow speeds time to market by solving performance issues due to last-minute ECOs or changes in functional requirements
  - PreciseTime allows "what-if" and incremental timing analysis
  - Automated physical synthesis improves performance and reduces the runtime of subsequent P&R iterations
- **Meet Project Requirements**
  - New Divide and Conquer Flow saves time by targeting optimization to the design portions that need it most
  - PreciseView, the placement and timing debug editor, reduces costs and increases performance
  - Cross-probing between RTL, schematic, timing, and physical views of the design enhances analysis

• Project Management
  + Captures all aspects of the design information in the project file, encapsulating current status of the design, including constraints and variables
  + Multiple implementations can be created
    - Snapshot design state at any point
    - Compare alternative design approaches
    - Restores all settings, as well as design state
    - Revert to design state at the “last save” point
  + Imports Xilinx project information for physical optimizations

• Modular Design Reuse Flow
  + Create optimized, reusable circuit building blocks
  + Relative placement in macros makes them relocatable
  + Blocks can be used in multiple designs, or many places in a single design
  + Quickly optimize designs with regular structures – all occurrences can be updated simultaneously

• Schematic Generation
  + Instance and net bundling for readability
  + Allows graphical logic traversal
  + Advanced timing debugging: displays critical path as well as links to source code
  + Integrated timing analysis information via tool-tips
  + Annotate timing information to RTL schematic objects

• Device-Independent Inference Engine
  + High-level datapath element inferencing
  + RAMs, ROMs and multipliers
  + DSP inferencing for advanced FPGA architectures

• Advanced Optimization Algorithms
  + Advanced FSM optimizations
    - Safe FSMs
    - Automatic or manual state encoding
    - Dedicated synchronous RAM blocks
  + Optimization across boundaries
  + Timing-driven LUT mapping
  + RAM read-write collision glue logic
  + Advanced DSP mapping
  + Advanced ROM to RAM mapping

• Language Neutrality
  + Any combination of SystemVerilog, VHDL, Verilog or EDIF
  + Automatic ordering of VHDL sources
  + Automatic top-level design detection
  + Full support for Verilog 2001 language constructs
  + Vendor-generated cores (e.g. Xilinx CoreGens and Altera MegaFunctions)

• ASIC Prototyping
  + Gated clock conversion through hierarchy
  + Gated clock conversion for latches, shift-registers, RAM, block multipliers and DSP blocks
  + Conversion of DesignWare® (DW01, DW02 and DW RAM) instances

• Multiple Platform /OS support
  + Windows NT/2000/XP; Linux RedHat 7.3, 8.0 or Enterprise WS 3.0 (KDE or GNOME); Sun Solaris 8 or 9

Improve Designs Quickly
• PreciseTime Timing Analysis Engine
  + Accepts industry-standard SDC format for constraints
  + Also allows constraints in RTL, or added interactively via the GUI
  + Reads Xilinx UCF+EDIF and Altera QSF+EDIF files
  + Writes vendor constraint files (UCF and QSF/Tcl)
  + Advanced constraints such as multicycle_path, false_path and max_delay
  + Determines missing constraints within your design
  + Reports any clock domain crossings
  + Incremental operation provides instant feedback after constraint changes
  + Interactive, highly configurable timing reports
  + Slack data displayed as histogram

• Highly Integrated Design Platform
  + Unified database allows comprehensive cross-probing
    - From logic design to physical implementation
    - From physical placement to logic design
    - From physical placement to RTL source
    - From FPGA vendor timing report to a path schematic or physical placement
  + Integrated FPGA vendor place-and-route flow support
    - Actel Designer 7.2
    - Altera Quartus II 6.0 SP1
    - Atmel ProChip 4.0 Fitter 1.8.8.9, System Designer 3.0 SP3
    - Lattice ispLEVER 6.0
    - QuickLogic QuickWorks 9.8.1
    - Xilinx ISE 8.2
  + Timing analysis data available in every view

• Physically Aware Analysis
  + Annotate accurate post-route interconnect delays
  + Annotated analysis results available in RTL and technology views
  + Optimization with annotated delays
  + Tracing capabilities to and from register
• **Automatic Physical Synthesis**
  + One-button operation
  + Optimize specific blocks, timing paths, or entire design
  + Advanced physical optimization algorithms
    - Placement optimization
      • Timing-driven re-placement of cells in critical paths
      • Placement-influenced delay estimation for quick convergence
    - Logic retiming
      • Forward and backward retiming
      • Pipelining
      • Logic restructuring to allow retiming
      • Retiming of DSP pipeline registers
    - Register replication
      • Timing-driven selection of replication candidates
      • Timing-driven placement of replicated registers
    - Physical re-synthesis
      • Localized logic restructuring with re-placement
      • Path compression rewires circuit for optimal timing
  + Design is fully placed after physical optimization
  - Improves predictability of optimization results
  - Speeds vendor place-and-route flow

• **Placement Reuse (ECO) Flow**
  + Allows both push-button and interactive ECO flows
  + Save current design placement and re-apply after RTL modifications
  + Unmodified portions of design retain existing placement
  + Timing-driven placement of modified circuitry
  + Algorithm allows nudging of existing placements

• **Meet Project Requirements**

• **TCL-based Command Line Interface**
  + Interactive command environment
  + All operations can be scripted and replayed
  + Full TCL support to allow user program creation
  + Comprehensive design structure and timing data procedural interface

• **PreciseView Layout Editor**
  + Detailed device-specific FPGA fabric display
    - Slices/Lcells with detailed content
    - RAM/ROM/MULT/DSP resource stripes
    - Clock buffers and clock managers (PLLs, DLLs)
    - I/O buffers with internal registers
  + Graphical timing information
    - Color-code instances based on slack
    - Color code routing fly-lines based on slack or fanout
    - Slack graph shows only critical fly-lines
    - Display up to 10 timing paths in physical view
    - Together, these ease the ability to make predictable manual layout changes
  + Multiple design browsers
    - Hierarchical design view
    - Unplaced cell list
    - Relatively placed macro (RPM) groupings
    - Regions definitions and groupings
  + Edit layouts manually
    - Move a cell or group of cells
    - Swap cells between two locations
    - Improve placement of a group of cells (timing driven)
    - Interactively replicate individual registers
    - Interactively retime individual registers (forward or backward)
    - Convert specified block RAMs to distributed RAMs
    - Convert specified block ROMs to logic
    - Interactively perform path compression on specified logic
    - Automatic removal of cell overlaps (timing driven)
    - Correct by construction editing
      • Packing rules are enforced
      • Clock regions are honored
      • Macro groupings are maintained
    - Multi-level undo capability for all editing operations

• **Region management**
  - Create/edit region boundaries within the device fabric
  - Assign logic to regions
  - Area place cells within a region (timing driven)
  - Pass region requirements to vendor place-and-route
  - Honors region and group assignment in design source

• **Relatively placed macros (RPMs)**
  - Convert placed cells into relatively placed macros
  - Macros move as a single object in PreciseView
  - Passes RPM information to vendor place-and-route
    • RLOC for Xilinx
    • LOGICLOCK for Altera
  - Honors relative placement needs in design source
  - Automatic unification of RPM groupings
Detailed view
- Timing detail at each pin of cell
- Fly-lines to connected cells indicate direction and timing slack
- Displays cell instance names and cell site names
- Window can be undocked for easy access
- View indicates editing location within the device
- Advanced selection algorithms allow cells to be grouped based on:
  - Area
  - Hierarchy
  - Inclusion within a timing path
  - Included within the critical cover of a cell
  - Inclusion within a macro (e.g. contained within a carry chain)
- Resource packing (contained within a slice or LCell)

**Divide and Conquer Flow**
- Isolates blocks for timing closure iteration
- All tools, including place-and-route can be used on the block
- Locks down the rest of the design to avoid creating new issues
- Greatly reduces design iteration time

**MacroBuilder Tool Suite**
- Captures design modules with full netlist and placement information
- Wraps isolated macro with logic
- Allows standalone place-and-route of isolated modules
- Allows standalone physical optimization
- Creates a relocatable, relatively placed design unit for reuse
- Interactively overlays circuit module with macro information

---

### FPGA Device Support

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Device</th>
<th>Precision RTL</th>
<th>Precision Physical</th>
</tr>
</thead>
<tbody>
<tr>
<td>Actel</td>
<td>1025350, 40MX, 42MX, 54SX, 54S5/6</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ACT1, ACT2 / 1200XL, ACT3</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>4K, 650K</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>RT54S5X/5, Accelerator</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ProASIC[LS]</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ProASIC3/3E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>RTAX/K (includes 4000)</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Altera</td>
<td>MAX II, 3000A, 7000AE/B/E/S 9000</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>FLEX6/6K, 8K / 10K / KA / KB / KE</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>APEX II, 30K / KC / KE</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Xcelluar-AHM</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Cyclone II</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Xcelluar-AHM</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Mercury</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Strax</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Strax GX</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Strax II</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Strax II GX</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Atmel</td>
<td>AT42K</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>AT6K02</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>AT6K04</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>AT39K</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>AT15/16 AS / ASI / BE</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Lattice</td>
<td>MAX-M/4 / 4/LX / 4A / 4LX / 5/LX</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ispGDX / GDX2 / GDX2-E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ispLXI 1K / 2K / 5K / 8K</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ispMACH 4A / 500B / 500BG</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ispPLD5000MX / XPGA / XPGA-E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>ORCA Series 2CA / 2TA / 3C / 3T / 4E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>MacXMO</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>MacXMO 1k2k</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>EC / ECP-DSP / ECP2-DSP / ECP2M</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>EC / SCM</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>QuickLogic</td>
<td>Eclipse</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Eclipse II / E / Plus</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QuickMIPS</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QuickPCII</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QuickRAM</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>pASIC3</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>PolarPro</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Xilinx</td>
<td>XC9500 / XL / XV</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Automotive families</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>CoolRunner families</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Spartan2</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Spartan2E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Spartan3 / A / E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Spartan6L</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Virtex</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Virtex-E</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Virtex-2, Virtex-2 Pro</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Virtex-4</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Virtex-5</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QPro Virtex-E Military</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QPro Virtex-II Military</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QPro Virtex-II Rad Tolerant</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QPro Virtex-H Rad</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>QPro Virtex-Rad-Hard</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

---

To learn how Precision Synthesis can address your FPGA design needs, call Mentor Graphics to schedule a product demonstration, or visit our website for the latest product news and information at www.mentor.com/synthesis

Copyright © 2006 Mentor Graphics Corporation

Mentor Graphics and Precision are registered trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.